

OPTICS_{Lab}

FIONA: Full-stack Infrastructure for **Optical Neural Accelerator**

Yinyi Liu[†], Bohan Hu[†], Zhenguo Liu, Peiyu Chen, Linfeng Du, Jiaqi Liu, Xianbin Li, Wei Zhang, Jiang Xu*





Background & Motivation

Photonic-based computing is promising to perform vector operations faster with higher **energy efficiency** than electronic counterpart.

Existing Works can NOT fulfill:

- Multi-Task Reconfigurable
- Support Simulation for DSE
- Physically Executable for Verification

Proposed FIONA Framework

✓ Support Functional/RTL level Simulation ✓ Contain Hardware and Software Stacks ✓ Design for Rapid End-to-end Prototyping



Table 1. Comparison: Progress in Photonic Computing

Related Works	Training Support	Multi-Task Reconfigurable	Simulator for DSE	Physically Executable
[1, 2]	✓		~	
[3, 4]	~	\checkmark		
[5, 6]	~	\checkmark	\checkmark	
[7-9]	~	О		\checkmark
Ours	~	\checkmark	\checkmark	\checkmark

LightRocket FIONA-V Custom Instruction Set Architecture

Table 3. Overview of LightRocket Custom Instruction Set Architecture

		Operands								
Category	Instruction	Funct7	VS2/RS2	VS1/RS1	Fur	nct3 [14	4:12]	VD/RD	OpCode	Description
		[31:25]	[24:20]	[19:15]	xd	xs1	xs2	[11:7]	[6:0]	
pALU	DotProd	41H	V	V	1	0	0	S		$MRR: RD = VS1[i] \cdot VS2[i]$
	MVMul	42H	U	V	0	0	0	V		MZI: VD[i] = MAT @ VS1[i]
	Conv1D	43H	V	V	0	0	0	V		FIR: $VD[i] = VS1 \otimes VS2$
	ADD.V	01H	V	V	0	0	0	V	- 0x0B	VD[i] = VS1[i] + VS2[i]
	SUB.V	02H	V	V	0	0	0	V		VD[i] = VS1[i] - VS2[i]
	ADD.VS	03H	S	V	0	0	1	V		VD[i] = VS1[i] + RS2
eALU	SUB.VS	04H	S	V	0	0	1	V		VD[i] = VS1[i] - RS2
	MUL.VS	05H	S	V	0	0	1	V		VD[i] = VS1[i] * RS2
	DIV.VS	06H	S	V	0	0	1	V		VD[i] = VS1[i] / RS2
MISC	SHUFFLE.V	0AH	V	V	0	0	0	V		VD[i] = VS1[VS2[i]]
	MAX.V	0BH	0H	V	1	0	0	S		RD = Max(VS1[i])
	MIN.V		1H	V	1	0	0	S		RD = Min(VS1[i])
NLU	PRELU.V	0FH	S	V	0	0	1	V		Leaky param: α = RS2
	TANH.V		1H	V	0	0	0	V	-	VD[i] = f(VS1[i])
	SIGMOID.V		2H	V	0	0	0	V		where f is nonlinear function
МЕМ	LOAD.V	10H	U	S	0	1	0	V		VD[i] = Mem[RS1+i*STRIDE]
IVIEIVI	STORE.V	11H	V	S	0	1	0	U		MEM[RS1+i*STRIDE] = VS2[i]
	SET.R	18H	U	S	0	1	0	STRIDE		Reg: STRIDE = RS1
CEC			U	S	0	1	0	VLEN		Reg: VLEN = RS1 ($i = 0$ to VLEN-1)
			S	S	0	1	1	VMASK		Reg: VMASK[RS2] = RS1
			S	S	0	1	1	MAT	1	Reg: MAT[RS2+i] = Mem[RS1+i]



FIONA Framework

*Simulation: Cross-Domain Simulation Workflow of Unified-Sim

dut.sv (module that inserts photonic unit caller)	register.hh (FIONA exposed python func registry)	mzi.py (photonic MZI model function)	
<pre>import "DPI-C" function void array_handler(string filename, string funcname, input bit[W:0] array_in[A:0][B:0][C:0],</pre>	<pre>typedef std::pair<std::string, std::string=""> PyFileFunc; typedef std::vector<pyfilefunc> PyFileFuncVec;</pyfilefunc></std::string,></pre>	<pre>def mvmul(arr_in, bit_width): np_arr = Parser(arr_in, bit_width) # photonic model codes</pre>	
output bit[W:0] array_out[P:0][Q:0]);	<pre>const PyFileFuncVec pyfilefunc_reg { {"mzi", "mvmul"}, // matrix-vector multiplication</pre>	return arr_out	
initial begin	{"mrr", "dotprod"} // dot product		

*Note: V, S, U denote Vector Register, Scalar Register, and Unused, respectively. STRIDE, VLEN, VMASK, MAT are the FIONA custom registers. □ Since FIONA-V vector core is designed to accelerate deep neural network (DNN) workloads, it does not implement the complete RISC-V instruction set. To support execution flow control & scalar operations, it should work with Rocket core through the RoCC interface.

LightRocket Hardware Setup using FIONA Rapid Prototyping Template



> In this case study, we decompose and assign matrix-multiplication operations to microring-based (MR) photonic dot-product core. The flow control with partitioning is done by the FIONA software stack.



*Implementation: Transferable Rapid Prototyping Template





Specs of Electronic Modules

· ADC: 12-bit, 0-4.096V, up to 1MS/s, x16 channels · FPGA: XC7Z020CLG400-2, DDR3 1GB, EMMC 8GB · GBE: giga-byte ethernet ports for data exchange LCD: touch screen for monitoring or interaction · MISC: miscellaneous for LEDs, buttons, headers, etc. · SLOT (DAC): 12-bit, 0-23V @50mA, x320 channels x10 slots, bus speed up to 40MHz



Template Collections of Photonic Modules²

Experimental Setup using FIONA³

*Register Map

Index

DACard¹

°°° °°° °°°

200 000 000

000000

Interfacing/Testing Board¹

Photonic

Core (chip)

- Schematics and PCB layouts of electronic modules [MotherBoard, DACard, Interfacing, etc.];
- Chip layouts and scanning electron microscope (SEM) images of photonic modules;
- 3. Snapshot of experimental setup using FIONA rapid prototyping hardware template.

Profile DNN Workloads on LightRocket using FIONA Toolchain

Hand-tuned Kernel Design & Progressively Wrap for Targeted Photonic Backend



□ Assembly (ASM) of FIONA-V vector instruction (including photonic ops) wrapped in C/C++ macros. □ Rocket-core serves to decompose and schedule arbitrary matrices to fit into targeted photonic units.

Inference & On-chip Training of DNN Workloads on MRR Dot-Product Backend



Case Study: LightRocket using FIONA Toolchain

*System Architecture & Board Assignment

Interfacing Board FPGA Board Mother Board DA Card



Note: FIONV-V is a baseline vector processor core based on RISC-V with custom instruction set, including photonic operations and nonlinear functions. The red line between Rocket-core and FIONA-V denotes the RoCC interfaces.

FIONA-V Resource Utilization Breakdown (a) MLP-Iris Model (b) On-Chip ZOO Training Flow (c) Loss versus ZOO Iteration Steps

✓ Zeroth-order optimization (ZOO) is adopted for on-chip fine-tuning. ZOO can train without gradient.

Conclusion

FIONA toolchain provides a complete end-to-end solution for photonic accelerator systems: > Software stack: to investigate the relationship among ISA, simulator and compiler. > Hardware stack: to rapidly prototype and verify the designed photonic computing system.

✓ For researchers in the field of micro-architecture/compiler/system: • No need to painfully master the hardware details as a prerequisite. ✓ For researchers in the field of device design/testing/characterization: An out-of-the-box toolkit to handle all the high-level details.

For more details, please refer to "FIONA: Photonic-Electronic Co-Simulation Framework and Transferable Prototyping for Photonic Accelerator", International Conference on Computer-Aided Design (ICCAD), 2023.