

## Background & Motivation

Photonic-based computing is promising to perform vector operations faster with higher energy efficiency than electronic counterpart.

Existing Works can NOT fulfill:

- Multi-Task Reconfigurable
- Support Simulation for DSE
- Physically Executable for Verification

Proposed FIONA Framework

- Support Functional/RTL level Simulation
- Contain Hardware and Software Stacks
- Design for Rapid End-to-end Prototyping





Table 1. Comparison: Progress in Photonic Computing

Related Works	Training Support	Multi-Task Reconfigurable	Simulator for DSE	Physically Executable
[1, 2]	✓	✓	✓	✓
[3, 4]	✓	✓	✓	✓
[5, 6]	✓	✓	✓	✓
[7-9]	✓	○	✓	✓
Ours	✓	✓	✓	✓


\*Note: ○ denotes it only supports specific DNN or no software stack.

## FIONA Framework


### Overview of FIONA Toolchain: from Simulation to Implementation



### \*Simulation: Cross-Domain Simulation Workflow of Unified-Sim




### \*Implementation: Transferable Rapid Prototyping Template



- Schematics and PCB layouts of electronic modules [MotherBoard, DACard, Interfacing, etc.];
- Chip layouts and scanning electron microscope (SEM) images of photonic modules;
- Snapshot of experimental setup using FIONA rapid prototyping hardware template.

## Case Study: LightRocket using FIONA Toolchain

### \*System Architecture & Board Assignment



### \*Register Map

Index	Scalar Reg
0	32 bits <zero>
1	32 bits
...	32 bits
31	32 bits

Index	Vector Reg
0	16 bits, <all zero>
1	16 bits, 32 elems
...	16 bits, 32 elems
31	16 bits, 32 elems

STRIDE	[31:0] x1 group
VLEN	[31:0] x1 group
VMASK	[31:0] x32 groups
MAT	[15:0][31:0][31:0]

LightRocket Registers

Note: FIONA-V is a baseline vector processor core based on RISC-V with custom instruction set, including photonic operations and nonlinear functions. The red line between Rocket-core and FIONA-V denotes the RoCC interfaces.

## LightRocket FIONA-V Custom Instruction Set Architecture


Table 3. Overview of LightRocket Custom Instruction Set Architecture

Category	Instruction	Operands						OpCode [6:0]	Description
		Funct7 [31:25]	VS2/RS2 [24:20]	VS1/RS1 [19:15]	Funct3 [14:12]	xd	xs1		
pALU	DotProd	41H	V	V	1	0	0	S	MRR: RD = VS1[i] · VS2[i] MZI: VD[i] = MAT @ VS1[i]
	MVMul	42H	U	V	0	0	0	V	FIR: VD[i] = VS1 @ VS2
	Conv1D	43H	V	V	0	0	0	V	VD[i] = VS1[i] + VS2[i] VD[i] = VS1[i] - VS2[i]
eALU	ADD.V	01H	V	V	0	0	0	V	VD[i] = VS1[i] + RS2
	SUB.V	02H	V	V	0	0	0	V	VD[i] = VS1[i] - RS2
	MUL.VS	03H	S	V	0	0	1	V	VD[i] = VS1[i] * RS2
	SUB.VS	04H	S	V	0	0	1	V	VD[i] = VS1[i] / RS2
	MUL.VS	05H	S	V	0	0	1	V	VD[i] = VS1[i] * RS2
	DIV.VS	06H	S	V	0	0	1	V	VD[i] = VS1[i] / RS2
MISC	SHUFFLE.V	0AH	V	V	0	0	0	V	VD[i] = VS1[VS2[i]]
	MAX.V	0BH	0H	V	1	0	0	S	RD = Max(VS1[i])
	MIN.V		1H	V	1	0	0	S	RD = Min(VS1[i])
NLU	PRELUV	0FH	S	V	0	0	1	V	Leaky param: $\alpha = RS2$ VD[i] = f(VS1[i])
	TANH.V		1H	V	0	0	0	V	where f is nonlinear function
	SIGMOID.V		2H	V	0	0	0	V	VD[i] = Mem[RS1+i*STRIDE]
MEM	LOAD.V	10H	U	S	0	1	0	V	MEM[RS1+i*STRIDE] = VS2[i]
	STORE.V	11H	V	S	0	1	0	U	Reg: STRIDE = RS1 Reg: VLEN = RS1 (i = 0 to VLEN-1) Reg: VMASK[RS2] = RS1 Reg: MAT[RS2+i] = Mem[RS1+i]
CFG	SET.R	18H	U	S	0	1	0	STRIDE	
			U	S	0	1	0	VLEN	
			S	S	0	1	1	VMASK	
			S	S	0	1	1	MAT	

\*Note: V, S, U denote Vector Register, Scalar Register, and Unused, respectively. STRIDE, VLEN, VMASK, MAT are the FIONA custom registers.

Since FIONA-V vector core is designed to accelerate deep neural network (DNN) workloads, it does not implement the complete RISC-V instruction set. To support execution flow control & scalar operations, it should work with Rocket core through the RoCC interface.


### LightRocket Hardware Setup using FIONA Rapid Prototyping Template



In this case study, we decompose and assign matrix-multiplication operations to microring-based (MR) photonic dot-product core. The flow control with partitioning is done by the FIONA software stack.


## Profile DNN Workloads on LightRocket using FIONA Toolchain

### Hand-tuned Kernel Design & Progressively Wrap for Targeted Photonic Backend



- Assembly (ASM) of FIONA-V vector instruction (including photonic ops) wrapped in C/C++ macros.
- Rocket-core serves to decompose and schedule arbitrary matrices to fit into targeted photonic units.

### Inference & On-chip Training of DNN Workloads on MRR Dot-Product Backend



FIONA-V Resource Utilization Breakdown

Function Unit	LUTs (%)	Regs (%)	Block RAM	DSP
VRF	4%	4%	15	0
Activation	8%	10%	1	4
ALU	38%	22%	0	0
Config	10%	31%	0	0
LSU	3%	11%	0	0
MDU	13%	12%	0	2
PUC	23%	11%	7.5	0
Total	100%	100%	23.5	6

✓ Zeroth-order optimization (ZOO) is adopted for on-chip fine-tuning. ZOO can train without gradient.

## Conclusion

FIONA toolchain provides a complete end-to-end solution for photonic accelerator systems:

- Software stack: to investigate the relationship among ISA, simulator and compiler.
- Hardware stack: to rapidly prototype and verify the designed photonic computing system.

- For researchers in the field of micro-architecture/compiler/system:
  - No need to painfully master the hardware details as a prerequisite.
- For researchers in the field of device design/testing/characterization:
  - An out-of-the-box toolkit to handle all the high-level details.